Principal Digital Design Engineer
Job Summary:
The candidate must have demonstrated success in digital design & verification/infrastructure development for digital FPGAs/ASICs. Other key skills include technical/project leadership to digital team, documentation, RTL design knowledge, and backend flow and tools knowledge. The position requires both technical and leadership skills owning and technical/schedule oversight of PMICs, while working closely with multi-disciplinary groups to drive & design key aspects of ASIC/pwr mgmt. IC’s that meet the requirements of products. Candidate will be lead designer, support verification, and be technical focus on one or more device and/or sections. Candidate will also support pre/post-silicon design validation and support Design/ATE/Application & Systems group.
MPS products include switching regulators, sensors, motor control, display drivers, audio amplifiers and power management ICs for fast-growing portable and non-portable markets such as broadband modems, notebooks, cell phones, telecom, fiber optics, digital camera, automobile and network equipment.
Essential Functions:
1. Support & develop the chip/digital level architecture and functional blocks.
2. Provide technical documentation with specifications, block diagrams, and requirements to stakeholders.
3. Collaborate & work with departments/stakeholders including for architectures, requirements, and tradeoffs, including Digital/Analog Design, Application/Test Engineering, & Reliability/Operations to resolve design, application, or test issues.
4. Develop system and chip level simulation verification techniques and methodology.
5. Digital Design (RTL design): ASIC or FPGA from concept to implementation
6. Digital Verification: Guide development of test plans, test benches and automated test cases
7. Knowledge and/or responsibility in synthesis, timing closure, and formal verification.
8. Create scripting to support design and verification automation.
9. Estimate and manage time/tasks completion to target schedule.
Qualifications:
10. PhD/BS/MS in Electrical Engineering with emphasis in Digital Design/VLSI coursework.
11. 10+ years’ experience in design plus verification of ASIC or FPGA
12. Experience in power management DC-DC convertors + control topologies, such as PWM control, constant–on–time control, and voltage/current mode controls
13. Proficient in standard DV languages (Verilog, SystemVerilog, UVM) and automated regression testcase development, and reporting/tracking coverage metrics.
14. Experience with programming, scripting and automation languages(C/C++, shell, Perl, TCL, Python, etc.).
15. Solid knowledge and experience working through the entire ASIC Digital Design Flow: Specification definition, RTL Verification, Synthesis, P&R, Gate-Level Verification, Power Estimation, ATPG Generation and Simulation, AMS Sims, etc.
16. Excellent Knowledge & Use of industry standard ASIC tools/flow for daily work: Digital Simulators, synthesis tools, DFT, LEC, STA, etc.
17. Good written/verbal communication skills and strong team work/collaboration.
18. Experience with the following is highly desired:automotive standards/FuSAI2C, I3C, SPI, USB, PMBUS, I2S, CAN, LINEmbedded MCU(ARM/RISC V) designs and/or SoC developmentAbility to communicate in Chinese highly desired.
Location:
19. Barcelona
20. Portugal (Lisbon/Porto)
21. Netherlands (Enschede/Nijmegen)
22. Switzerland (Tolochenaz)